



intel[®]




intel®

EPROM/ROM Compatibility


EPROM/ROM COMPATIBLE FAMILY



- Everything's the same except for 4 pins.
- This presentation discusses the techniques required to utilize any member of this family in the same DIP site.
- Note that the 2758/2716 nomenclature has been changed to reflect actual function usage.




- Traditional decode scheme utilizes time difference between t_{ACC} and t_{CO} to allow time for decode function.




- Inadvertant address changes can cause multiple device selection.
- Most microprocessors have some states where addresses are undefined: If this occurs during memory cycle, bus contention results.

TRADITIONAL 16K EPROM SYSTEM




- Actual system showing traditional decode implementation.
- Traditional scheme is not compatible with new high performance microprocessors.
- A new decode scheme is required.
- Note that PD/PGM is connected to GND and \overline{CS} is used to control selection.




- New decode scheme requires separation of device selection and output control (OE).
- Address bus used as before to accomplish device selection.
- Memory device outputs enabled only when required.

- Control function now completely independent from device selection process.



CORRECT 16K EPROM SYSTEM



- Actual system showing new decode scheme.
- Note that the 2716 has not changed, only the function names for Pin 18 and Pin 20.
- All future references to the 2716 will reflect this new nomenclature. Pin 18 is now \overline{CE} , Pin 20 is now \overline{OE} .
- This scheme accomplished by using \overline{CE} (PD) as the primary decode. \overline{OE} (CS) is now controlled by previously unused signal. RD now controls data on and off the bus by way of \overline{OE} .
- A selected 2716 is available for systems which require \overline{CE} access of less than 450 ns for decode network operation.
- The use of a PROM as a decoder allows for:
 - ALE is required for Edge Enabled devices (32K and 64K), and is optional for 2716.
 - Compatibility with upward (and downward) memory expansion.
 - Easy assignment of ROM memory modules, compatible with PUM modular software concepts.

SYSTEM UPGRADE TO 64K ROM

233212732

2364

24-PIN


28-PIN

PLUG-IN — NO JUMPERS
LOWER 24 PINS ARE IDENTICAL

 V_{CC} CS_2 CODE THIS CS_2 ACTIVE HIGH


- Remember to code CS_2 active high.
- Board can be laid out for 28-pin device initially and thereby allow total flexibility from 8K through 64K.

64K ROM SYSTEM




- As with 32K and 16K, all connections are the same at the system level, only the EPROM/-ROM changes.
- As in the 32K system, the 8212 address latch is optional for Edge Enabled devices

EPROM/ROM COMPATIBLE FAMILY



- The entire family.
- By laying out a PC board now for 28 pin sites, and allowing for jumper selection at A₁₁, modularity from 1K byte through 8K bytes can be achieved, on the same card, with either ROM or EPROM.



- Example of printed circuit layout to accommodate entire compatible family.
- Provision for A₁₁/V_{CC} jumper on pin 21 shown at A, B and C.